Please use this identifier to cite or link to this item: http://hdl.handle.net/10773/8329
Title: Phase lock loop used in carrier frequency and in data symbols
Author: Reis, A.D.
Rocha, J.F.
Gameiro, A.S.
Carvalho, J.P.
Keywords: Synchronism in Digital Communications
Issue Date: 2009
Publisher: IEEE
Abstract: This work study the PLL (Phase Lock Loop) applied to systems of carrier frequency and data symbols. In each system, we consider four PLL types, namely the analog, hybrid, combinational and sequential.In the synchronizers for carrier frequency, the four PLL (Pll-cf) synchronizes directly with the input carrier.In the synchronizers for data symbols, the four PLL (f+Pll-ds) synchronizes with the data fundamental harmonic, selected by a previous tuning filter.The objective is to study the various synchronizers and evaluate their output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal to Noise Ratio).
Peer review: yes
URI: http://hdl.handle.net/10773/8329
DOI: 10.1109/ICDT.2009.9
ISBN: 978-0-7695-3695-8
Publisher Version: http://www.scopus.com/inward/record.url?eid=2-s2.0-70449602412&partnerID=40&md5=3e216b60fb852027b4fa27a9c4b78800
Appears in Collections:DETI - Comunicações

Files in This Item:
File Description SizeFormat 
Phase_lock_paper47.pdf161.24 kBAdobe PDFView/Open    Request a copy


FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.