Please use this identifier to cite or link to this item: http://hdl.handle.net/10773/5711
Title: A study on the propagation times of loaded CMOS inverters
Author: Pires, Sérgio
Rolo, M. Dionísio
Alves, Luis Nero
Martins, Ernesto
Keywords: CMOS
Inverters
Propagation delay
Scalling
Miller effect
Issue Date: 2010
Publisher: Institute of Electric and Electronic Engineers (IEEE)
Abstract: The CMOS inverter plays an important role in digital CMOS design. Digital CMOS components in general depend on optimization techniques that have been proposed taking as reference the CMOS inverter. CMOS inverter optimization is often based on the equilibrium of the propagation times. The factors that affect these propagation times are numerous, namely: transistor dimensions, loading conditions, Miller effect and second order effects potentiated by the scaling of the CMOS technology. This paper explores new perspectives on the matching of the CMOS inverter propagation times, due to nonlinear loading conditions. Theoretical and simulation evidence shows that, the propagation times depend on several loading parameters when the load is a similar inverter rather than a simple linear capacitor.
Peer review: yes
URI: http://hdl.handle.net/10773/5711
Appears in Collections:DETI - Comunicações

Files in This Item:
File Description SizeFormat 
Paper_110_final.pdfDocumento Final347.05 kBAdobe PDFView/Open    Request a copy


FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.