Please use this identifier to cite or link to this item: http://hdl.handle.net/10773/11867
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAlves, Luis Neropt
dc.contributor.authorCura, José Luíspt
dc.contributor.authorLima, Elton N.pt
dc.date.accessioned2014-02-20T11:48:42Z-
dc.date.issued2013-06-13-
dc.identifier.urihttp://hdl.handle.net/10773/11867-
dc.description.abstractDeliverable D4.1 Circuit Layout Design and Simulation Deliverable; D4.2 Circuit Test and Measurement Prototype; P4.1 EECCO Integrated Circuit Prototype.pt
dc.language.isoengpt
dc.relationFCT - PTDC/EEA-TEL/105314/2008pt
dc.rightsrestrictedAccesspor
dc.subjectProjeto EECCO PTDC/EEA-TEL/105314/2008pt
dc.titleDeliverable D4.1: Circuit layout design and simulationpt
dc.typereportpt
dc.peerreviewedyespt
ua.publicationstatuspublishedpt
dc.date.embargo10000-01-01-
Appears in Collections:DETI - Relatórios

Files in This Item:
File Description SizeFormat 
EECCO D4.1_D4.2_P4.1_Final.pdfdocumento final3.51 MBAdobe PDFrestrictedAccess


FacebookTwitterLinkedIn
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.