Please use this identifier to cite or link to this item:
|Title:||20 Gbit/s DR based timing recovery circuit|
da Rocha, J.R.F.
Digital communication systems
|Abstract:||The design and characterisation of a 20 Gbit/s clock recovery unit developed for the RACE 2011 project of the European Community is reported. This unit is based on an open loop structure using a dielectric resonator (DR) narrowband filter. The jitter results show that the approach provides a robust and low cost solution for the clock extraction problem at very high bit rates|
|Appears in Collections:||DETI - Artigos|
Files in This Item:
|Gameiro_20GBits.pdf||222.71 kB||Adobe PDF||Request a copy|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.