Please use this identifier to cite or link to this item:
Title: 20 Gbit/s DR based timing recovery circuit
Author: Monteiro, P.
Matos, J.N.
Gameiro, A.
da Rocha, J.R.F.
Keywords: Dielectric resonators
Digital communication systems
Optical receivers
Passive filters
Timing circuits
Issue Date: 1994
Publisher: IET
Abstract: The design and characterisation of a 20 Gbit/s clock recovery unit developed for the RACE 2011 project of the European Community is reported. This unit is based on an open loop structure using a dielectric resonator (DR) narrowband filter. The jitter results show that the approach provides a robust and low cost solution for the clock extraction problem at very high bit rates
Peer review: yes
DOI: 10.1049/el:19940518
ISSN: 0013-5194
Appears in Collections:DETI - Artigos

Files in This Item:
File Description SizeFormat 
Gameiro_20GBits.pdf222.71 kBAdobe PDF    Request a copy

FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.