Please use this identifier to cite or link to this item: http://hdl.handle.net/10773/5210
Title: General model for the deployment of time-delay elements in transistorized electronic circuits
Author: Alves, L. N.
Barbosa, L.
Aguiar, R.L.
Keywords: Delay cells
Delay elements
Electronic circuits
General model
International conferences
Parasitic effects
Right-Half-Plane (RHP)
Simulation experiments
Time delaying
Time-delay elements
Electron tubes
Networks (circuits)
Time delay
Transfer functions
Delay circuits
Issue Date: 2006
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Abstract: This paper presents a general model for the analysis of time-delay contributions due to right half plane (RHP) zeros in circuit's transfer functions. The presence of these RHP zeros is in general associated to Miller capacitances. These can be explored as a means of implementation of delay elements. A general discussion on the usage of these RHP zeros as means of designing usable delay cells is addressed, including several parasitic effects that may arise in practical implementations. The model is then verified recurring to simulation experiments. © 2006 IEEE.
Peer review: yes
URI: http://hdl.handle.net/10773/5210
DOI: 10.1109/ICECS.2006.379669
ISBN: 1-4244-0395-2
9781424403950
Appears in Collections:DETI - Comunicações

Files in This Item:
File Description SizeFormat 
PID308878.pdfDocumento final251.18 kBAdobe PDFView/Open    Request a copy


FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.