Please use this identifier to cite or link to this item:
Title: An FPGA implementation of OFDM transceiver for LTE applications
Author: Pereira, Tiago
Violas, Manuel
Lourenço, João
Gameiro, Atílio
Silva, Adão
Ribeiro, Carlos
Keywords: Software Defined Radio
Time-domain synchronization
Least square channel estimation
Issue Date: 1-Jun-2013
Publisher: IARIA
Abstract: The paper presents a real-time transceiver using an Orthogonal Frequency-Division Multiplexing (OFDM) signaling scheme. The transceiver is implemented on a Field- Programmable Gate Array (FPGA) through Xilinx System Generator for DSP and includes all the blocks needed for the transmission path of OFDM. The transmitter frame can be reconfigured for different pilot and data schemes. In the receiver, time-domain synchronization is achieved thr ough a joint maximum likelihood (ML) symbol arrival-time and carrier frequency offset (CFO) estimator through the redundant information contained in the cyclic prefix (CP). A least-squares channel estimation retrieves the channel state information and a simple zero-forcing scheme has been implemented for channel equalization. Results show that a rough implementation of the signal path can be impleme nted by using only Xilinx System Generator for DSP.
Peer review: yes
ISSN: 1942-261x
Publisher Version:
Appears in Collections:DETI - Artigos

Files in This Item:
File Description SizeFormat 
IARIA_PAPER.pdf12.12 MBAdobe PDFView/Open

Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.