

Carrier Phase Lock Loops Tested with Different Input Waves

António D. Reis^{1,2}, José F. Rocha¹, Atilio S. Gameiro¹, José P. Carvalho²

¹Dep. de Electrónica e Telecomunicações / Instituto de Telecomunicações, Universidade de Aveiro, 3810 Aveiro, Portugal

²Dep. de Física / U. D. Remota, Universidade da Beira Interior Covilhã, 6200 Covilhã, Portugal

Abstract

In this work, we will study the carrier phase Lock Loop (CPLL) when the input carrier changes its shape.

The CPLL has four prototypes which are the analog, the hybrid, the combinational and the sequential.

The input carrier can be a sinusoidal wave, a triangular wave or a rectangular wave.

The objective is to study the four synchronizer types and to observe their jitter behaviors as function of the input carrier SNR (Signal- Noise Ratio), when the carrier changes its shape between the three mentioned waves.

Key words: Synchronism in Digital Communications

I. INTRODUCTION

The carrier Phase Lock Loop (PLL) is the conventional PLL device whose VCO (Voltage Controlled Oscillator) is able to follow the input carrier wave. Normally, the PLL input signal is a frequency modulated carrier and the PLL output signal is the demodulated base band signal. Other times the PLL output is the VCO frequency signal or clock which is a high quality version of the input signal.

We will develop four different Carrier Phase Lock Loop (CPLL) types which are the analog, the hybrid, the combinational and the sequential. [1, 2, 3, 4, 5, 6, 7, 8, 9].

Fig.1 shows the general configuration of the CPLL.




Fig.1 General aspect of the carrier Phase Lock Loop

Where, K_f is the phase comparator gain, $F(s)$ is the loop filter, K_o is the VCO gain and K_a is the loop amplification gain parameter that acts on the root locus, controlling the loop desired characteristics.

Each one of the four synchronizers will be tested when the carrier input changes between sinusoidal wave, triangular wave and rectangular wave [10, 11, 12, 13, 14, 15].

Following, we will present the four CPLLs: analog, hybrid, combinational and sequential.

Next, we will show the three carrier waves: sinusoidal, triangular and rectangular..

After, we will present the design and the tests of the synchronizers in the presence of noise.

Then, we present the results with some comparisons.

Finally, we present the conclusions.

II. FOUR TYPES OF CARRIER PHASE LOCK LOOP

We will present four types of phase Lock Loops namely, the analog, the hybrid, the combinational and the sequential. The difference between them is inside of the carrier phase comparator [1, 2].

A. Analog type

In the analog type, the carrier phase comparator is based on an ideal multiplier, which is an analog component (Fig.2).




Fig.2 Analog carrier phase lock loop

The phase comparator inputs (main input and VCO output) are both analog.

B. Hybrid type

In the hybrid type, the carrier phase comparator is based on a switch or real multiplier, which is an hybrid component (Fig.3).




Fig.3 Hybrid carrier phase lock loop

The phase comparator main input is, now, digital but the input coming from the VCO output continues to be analog.

C. Combinational type

In the combinational type, the carrier phase comparator is based on an exor gate, which is a combinational component (Fig.4).




Fig.4 Combinational carrier phase lock loop

The phase comparator inputs (main input and VCO output) are both digital, but its output is only function of the main input (circuit without memory).

^{1,2}UA-UBI

D. Sequential type

In the sequential type, the carrier phase comparator is based on a flip flop, which is a sequential component (Fig.5).




Fig.5 Sequential carrier phase lock loop

The phase comparator inputs (main input and VCO output) are both digital, but its output is simultaneously function of the main input and of the phase comparator state (circuit with memory).

III. INPUT CARRIER CAN BE ONE OF THREE WAVES

We will study the behavior of the CPLL when the input carrier changes its form between the sinusoidal wave, triangular wave and rectangular wave [3, 4].

Fig.6 shows the input carrier changing its form but maintaining its signal power.




Fig.6 Three input waves: sinusoidal, triangular and rectangular

In the three waves, we wish the same signal to noise ratio SNR in order to have equal conditions.

Since the noise power $P_n = N_o * B_n$ is equal in the three cases, then the signal power $P_s = A_{ef}^2$ must also be equal in the three waves. Where, N_o is the noise spectral density, B_n is the external bandwidth and $A_{ef} = A_{rms}$ is the root mean squared signal amplitude.

So, in order to have the same signal power $P_s = A_{rms}^2$ and consequently the same RMS amplitude for the three waves, the sinusoidal wave must have a peak amplitude $A_p = \sqrt{2} * A_{ef}$, the triangular wave must have a peak amplitude $A_p = \sqrt{3} * A_{ef}$ and the rectangular wave must have a peak amplitude $A_p = \sqrt{1} * A_{ef}$. In the last figure, we considered $A_{ef} = A_{rms} = 0.5V$.

IV. DESIGN, TESTS AND RESULTS

We will present the design, the tests and the results of the referred synchronizers [6].

A. Design

To get guaranteed results, it is necessary to dimension all the synchronizers with equal conditions. Then it is necessary to design all the loops with identical linearized transfer functions.

The general loop gain is $K_l = K_d * K_o = K_a * K_f * K_o$ where K_f is the phase comparator gain, K_o is the VCO gain and K_a is the control amplification factor that permits the desired characteristics.

For analysis facilities, we use a normalized transmission rate $t_x = 1 \text{ baud}$, what implies also normalized values for the others dependent parameters. So, the normalized clock frequency is $f_{CK} = 1 \text{ Hz}$.

We choose a normalized external noise bandwidth $B_n = 5 \text{ Hz}$ and a normalized loop noise bandwidth $B_l = 0.02 \text{ Hz}$. Later, we can disnormalize these values to the appropriated transmission rate t_x .

Now, we will apply a signal with noise ratio SNR given by the signal amplitude A_{ef} , noise spectral density N_o and external noise bandwidth B_n , so the $SNR = A_{ef}^2 / (N_o * B_n)$. But, N_o can be related with the noise variance σ_n and inverse sampling $\Delta\tau = 1/\text{Samp}$, then $N_o = 2\sigma_n^2 * \Delta\tau$, so $SNR = A_{ef}^2 / (2\sigma_n^2 * \Delta\tau * B_n) = 0.5^2 / (2\sigma_n^2 * 10^{-3} * 5) = 25/\sigma_n^2$.

After, we observe the output jitter UI as function of the input signal with noise SNR. The dimension of the loops is

- 1st order loop:

The loop filter $F(s) = 1$ with cutoff frequency 0.5 Hz ($B_p = 0.5 \text{ Hz}$ is 25 times bigger than $B_l = 0.02 \text{ Hz}$) eliminates only the high frequency, but maintain the loop characteristics.

The transfer function is

$$H(s) = \frac{G(s)}{1 + G(s)} = \frac{K_d K_o F(s)}{s + K_d K_o F(s)} = \frac{K_d K_o}{s + K_d K_o} \quad (1)$$

the loop noise bandwidth is

$$B_l = \frac{K_d K_o}{4} = K_a \frac{K_f K_o}{4} = 0.02 \text{ Hz} \quad (2)$$

Then, for the analog synchronizers, the loop bandwidth is $B_l = 0.02 = (K_a * K_f * K_o) / 4$ with ($K_m = 1$, $A = 1/2$, $B = 1/2$; $K_o = 2\pi$)

$$(K_a * K_m * A * B * K_o) / 4 = 0.02 \rightarrow K_a = 0.08 * 2 / \pi \quad (3)$$

For the hybrid synchronizers, the loop bandwidth is

$B_l = 0.02 = (K_a * K_f * K_o) / 4$ with ($K_m = 1$, $A = 1/2$, $B = 0.45$; $K_o = 2\pi$)

$$(K_a * K_m * A * B * K_o) / 4 = 0.02 \rightarrow K_a = 0.08 * 2.2 / \pi \quad (4)$$

For the combinational synchronizers, the loop bandwidth is

$B_l = 0.02 = (K_a * K_f * K_o) / 4$ with ($K_f = 1/\pi$; $K_o = 2\pi$)

$$(K_a * 1/\pi * 2\pi) / 4 = 0.02 \rightarrow K_a = 0.04 \quad (5)$$

For the sequential synchronizers, the loop bandwidth is

$B_l = 0.02 = (K_a * K_f * K_o) / 4$ with ($K_f = 1/2\pi$; $K_o = 2\pi$)

$$(K_a * 1/2\pi * 2\pi) / 4 = 0.02 \rightarrow K_a = 0.08 \quad (6)$$

The jitter depends on the RMS signal A_{ef} , on the power spectral density N_o and on the loop noise bandwidth B_l .

For analog PLL the jitter is

$$\sigma_{\phi}^2 = B_l * N_o / A_{ef}^2 = B_l * 2 * \sigma_n^2 * \Delta\tau = 0.02 * 10^{-3} * 2\sigma_n^2 / 0.5^2 = 16 * 10^{-5} * \sigma_n^2$$


For the others PLLs the jitter formula is more complicated.

- 2nd order loop:

The second order loop is not shown here, but the results are identical to the ones obtained above for the first order loop.

B. Tests


Fig.10 shows the setup that was used to test the various synchronizers.



The receiver recovered clock with jitter is compared with the emitter original clock without jitter, the difference is the jitter of the received clock.

C. Jitter measurer (Meter)

The jitter measurer (Meter) consists of a RS flip flop, which detects the random variable phase of the recovered clock (CKR), relatively to the fixed phase of the emitter clock (CKE). This relative random phase variation is the recovered clock jitter (Fig.11).



The other blocks convert this random phase variation into a random amplitude variation, which is the jitter histogram.


Then, the jitter histogram is sampled and processed by an appropriate program, providing the RMS jitter and the peak to peak jitter.

D. Results

We will present the output jitter UI-RMS (Unit Interval Root Mean Squared) as function of the input SNR (Signal to Noise Ratio) for the four carrier PLL considering three input waves, namely the sinusoidal, triangular and sequential.


These waves have the same SNR, we will see that the jitter diminishes almost exponentially when the SNR increases.

Fig.9 shows the UI jitter - SNR curves of the analog CPLL for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer hasn't input limiter what maintains the analog format to the input signal.




We verify, that the jitter curves are similar for the sinusoidal and rectangular input waves and disadvantageous for the triangular wave.

Fig.10 shows the UI jitter - SNR curves of the hybrid CPLL, for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer has input limiter what gives digital format to the input signal.




We verify that the jitter curves, are different for the three waves. The jitter curves diminishes in the inverse direction of the transition slope increasing (tri -> sin -> rec).

Fig.11 shows the UI jitter-SNR curves of the combinational CPLL, for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer has input limiter what gives digital format to the input signal.



We verify that the jitter curves, are different for the three waves. The jitter curves diminishes in the inverse direction of the transition slope increasing (tri -> sin -> rec).

Fig.12 shows the UI jitter - SNR curves of the sequential CPLL, for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer has input limiter what gives digital format to the input signal.



We verify that the jitter-SNR curves, are different for the three waves. The jitter curves diminishes in the inverse direction of the transition slope increasing (tri -> sin -> rec).

V. CONCLUSIONS

We studied four synchronizer types namely the analog, the hybrid, the combinational and the sequential. Then, we observed their output jitter as function of the input SNR for three different input carrier waves, namely the sinusoidal, the triangular and the rectangular.

We noted that generically the output jitter UI diminishes almost exponentially when the input SNR increases.

For the synchronizer without input limiter (analog) the jitter curves are similar for the sinusoidal and rectangular input waves and disadvantageous for the triangular input wave. All the noise contributes to the jitter in the three waves, but the triangular wave introduces a static jitter that damages the jitter curve.

For the synchronizers with input limiter (hybrid, combinational and sequential) the jitter curves decreases when the input waves slope increases, what improves the noise immunity.

VI. ACKNOWLEDGMENTS

The authors are grateful to the program FCT (Foundation for sCience and Technology).

VII. REFERENCES

- [1] A. H. Jazwinski, "Filtering for Nonlinear Dynamical Systems" IEEE Tra. Automatic Control p.765 Oct. 1966.
- [2] J. C. Imbeaux, "performance of the delay-line multiplier circuit for clock and carrier synchronization", IEEE Jour. on Selected Areas in Communications p.82 Jan. 1983.
- [3] Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Trans. on Communications com-30 N°10 pp.2297-2304. Oct 1982.
- [4] H. H. Witte, "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrat. Output Signal", Electronics Letters, Vol.19, Is.21, pp.897-898, Oct 1983.
- [5] Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", IEEE Tran. Electron Devices p.2704 Dec 1985.
- [6] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "A New Technique to Measure the Jitter", Proc. III Conf. on Telecommunications pp.64-67 FFoz-PT 23-24 Apr 2001.
- [7] Marvin K. Simon, William C. Lindsey, "Tracking Performance of Symbol Synchronizers for Manchester Coded Data", IEEE Transactions on Communications Vol. com-2.5 N°4, pp.393-408, April 1977.
- [8] J. Carruthers, D. Falconer, H. Sandler, L. Strawczynski, "Bit Synchronization in the Presence of Co-Channel Interference", Proc. Conf. on Electrical and Computer Engineering pp.4.1.1-4.1.7, Ottawa-CA 3-6 Sep. 1990.
- [9] Johannes Huber, W. Liu "Data-Aided Synchronization of Coherent CPM-Receiver" IEEE Transactions on Communications Vol.40 N°1, pp.178-189, Jan. 1992.
- [10] Antonio D'Amico, A. D'Andrea, Reggianni, "Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Very Low SNR", IEEE Jou. on Sattelite Areas in Comm. Vol.19 N°12 pp.2320-2330, Dec. 2001.
- [11] Yimin Jiang, Feng-Wen Sun, John S. Baras, "On the Performance Limits of Data-Aided Synchronization", IEEE Transaction on Information Theory Vol. 49 N°1, pp.191-203, Jan 2003.
- [12] Rostislav Dobkin, Ran Ginosar, Christos P. Sotiriou "Data Synchronization Issues in GALS SoCs", Proc. 10th International Symposium on Asynchronous Circuits and Systems, pp.CD-Ed., Crete-Greece 19-23 Apr. 2004.
- [13] M. J. Canet, I. J. Wassell, J. Valls, V. Almenar, "Performance Evaluation of Fine Time Synchronizers for WLANS", Proc. 13th European Signal Processing Conference, pp.CD-Edited, Antalya-Turk. 4-8 Sep. 2005.
- [14] N. Noels, H. Steendam, M. Moeneclaey, "Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers", Proc. IEEE Int Conf. on Comm.(ICC'06) pp.2946-2951, Ist.-TK, 11-15 Jun 2006.
- [15] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "Synchronizers Operating by Two or One Data Transitions", Proc. V Sym. on Enabling Optical Network and Sen. (SEONs 2007) p.87-88, Av-PT 29-29 Jun 2007.