Please use this identifier to cite or link to this item
|title: ||Sequential symbol synchronizers based on clock sampling by positive transitions|
|authors: ||Reis, A.D.|
|keywords: ||Synchronism in Digital Communications|
|issue date: ||2009|
|abstract: ||This work presents a sequential symbol
synchronizer, that was discovered by us, and its functioning principle is based on the clock sampling by the input positive data transitions.
This synchronizer has two topologies, namely the discrete and the continuous. Also, each topology has two versions which are the manual and the automatic. These synchronizers are very interesting, because the previous
adjust of the manual version isn’t critical.
The objective is to study the four synchronizers and to evaluate their output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal to Noise Ratio).|
|publisher version/DOI: ||http://ieeexplore.ieee.org|
|source: ||AE 2009: Applied Electronics International Conference|
|appears in collections||DETI - Comunicações|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.